


**PCB STACK UP**

- LAYER 1 : TOP
- LAYER 2 : GND1
- LAYER 3 : IN1
- LAYER 4 : VCC
- LAYER 5 : IN2
- LAYER 6 : IN3
- LAYER 7 : GND2
- LAYER 8 : BOT

# TE2D Block Diagram



**CK505**

P2

**POWER SYSTEM**

|           |     |
|-----------|-----|
| ISL88731A | P33 |
| RT8210B   | P34 |
| UP6163    | P35 |
| UP6111A   | P36 |
| RT015A    | P37 |
| ISL62882C | P38 |
| MAX8792   | P40 |

**+VCC\_CORE**

**+1.5V  
+1.5VSUS**


**+VTT  
+1.05V**

**+1.8V**


**+1.5V\_S5  
+3VPCU  
+3V\_S5  
+3V  
+5VPCU  
+5V\_S5  
+5V  
+SMDDR\_VTERM  
+SMDDR\_VREF**

# CLOCK Gen [CLK]


Pin1/17/24  
 Sligo595 =>1.5V (AL000595000)  
 Sligo590 =>3.3V (AL8SP590000)



## CLK CRYSTAL




## CLK CPU\_SEL




|         |                       |            |
|---------|-----------------------|------------|
|         | 0                     | 1          |
| CPU_SEL | CPU =133MHz (default) | CPU=100MHz |


## CLK I2C




## CLK POWERGOOD

Change to +3VPCU (follow CRB)





**Quanta Computer Inc.**  
**PROJECT : TE2**


|       |                        |               |
|-------|------------------------|---------------|
| Size  | Document Number        | Rev           |
|       | <b>CLOCK GENERATOR</b> | 2A            |
| Date: | Friday, March 19, 2010 | Sheet 2 of 45 |




2.7GT/s data rate



Discrete only




FDI\_FSYNCO can gang all these 4 signals together and tie them with only one 1K resistor to GND (check list 1.0).



PM\_DRAM\_PWRGD: Never drive high before DDR3 voltage ramp to stable



JTAG MAPPING



for S3 power reduction




Scan Chain

| Scan Chain (Default) | STUFF -> Ra, Rc, Re<br>NO STUFF -> Rb, Rd |
|----------------------|---|
| 12,13                | STUFF -> Ra, Rb<br>NO STUFF -> Rc, Rd, Re |
| GMCH Only            | STUFF -> Rd, Re<br>NO STUFF -> Ra, Rb, Rc |

Processor hot




Thermal Trip




CPU FAN CTRL



PM\_DRAM\_PWRGD: Never drive high before DDR3 voltage ramp to stable



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)



**Quanta Computer Inc.**  
**PROJECT : TE2**  
 Size Document Number **PROCESSOR 2/4(DDR)** Rev 2A  
 Date: Thursday, February 25, 2010 Sheet 4 of 45













|      |        |
|------|--------|
| AG35 | VCC1   |
| AG34 | VCC2   |
| AG33 | VCC3   |
| AG32 | VCC4   |
| AG31 | VCC5   |
| AG30 | VCC6   |
| AG29 | VCC7   |
| AG28 | VCC8   |
| AG27 | VCC9   |
| AG26 | VCC10  |
| AG25 | VCC11  |
| AG24 | VCC12  |
| AG23 | VCC13  |
| AG22 | VCC14  |
| AG21 | VCC15  |
| AG20 | VCC16  |
| AG19 | VCC17  |
| AG18 | VCC18  |
| AG17 | VCC19  |
| AG16 | VCC20  |
| AG15 | VCC21  |
| AG14 | VCC22  |
| AG13 | VCC23  |
| AG12 | VCC24  |
| AG11 | VCC25  |
| AG10 | VCC26  |
| AG9  | VCC27  |
| AG8  | VCC28  |
| AG7  | VCC29  |
| AG6  | VCC30  |
| AG5  | VCC31  |
| AG4  | VCC32  |
| AG3  | VCC33  |
| AG2  | VCC34  |
| AG1  | VCC35  |
| AC35 | VCC36  |
| AC34 | VCC37  |
| AC33 | VCC38  |
| AC32 | VCC39  |
| AC31 | VCC40  |
| AC30 | VCC41  |
| AC29 | VCC42  |
| AC28 | VCC43  |
| AC27 | VCC44  |
| AC26 | VCC45  |
| AC25 | VCC46  |
| AC24 | VCC47  |
| AC23 | VCC48  |
| AC22 | VCC49  |
| AC21 | VCC50  |
| AC20 | VCC51  |
| AC19 | VCC52  |
| AC18 | VCC53  |
| AC17 | VCC54  |
| AC16 | VCC55  |
| AC15 | VCC56  |
| AC14 | VCC57  |
| AC13 | VCC58  |
| AC12 | VCC59  |
| AC11 | VCC60  |
| AC10 | VCC61  |
| AC9  | VCC62  |
| AC8  | VCC63  |
| AC7  | VCC64  |
| AC6  | VCC65  |
| AC5  | VCC66  |
| AC4  | VCC67  |
| AC3  | VCC68  |
| AC2  | VCC69  |
| AC1  | VCC70  |
| U30  | VCC71  |
| U31  | VCC72  |
| U32  | VCC73  |
| U33  | VCC74  |
| U34  | VCC75  |
| U35  | VCC76  |
| U36  | VCC77  |
| U37  | VCC78  |
| U38  | VCC79  |
| U39  | VCC80  |
| U40  | VCC81  |
| U41  | VCC82  |
| U42  | VCC83  |
| U43  | VCC84  |
| U44  | VCC85  |
| U45  | VCC86  |
| U46  | VCC87  |
| U47  | VCC88  |
| U48  | VCC89  |
| U49  | VCC90  |
| U50  | VCC91  |
| U51  | VCC92  |
| U52  | VCC93  |
| U53  | VCC94  |
| U54  | VCC95  |
| U55  | VCC96  |
| U56  | VCC97  |
| U57  | VCC98  |
| U58  | VCC99  |
| U59  | VCC100 |

**CPU CORE SUPPLY**

**1.1V RAIL POWER**

**CPU VIDS**

**SENSE LINES**





HFM\_VID : Max 1.4V  
LFM\_VID : Min 0.65V

**Quanta Computer Inc.**  
**PROJECT : TE2**

|                               |                 |        |
|-------------------------------|-----------------|--------|
| Size                          | Document Number | Rev 2A |
| <b>PROCESSOR 3/4(Power)</b>   |                 |        |
| Date: Tuesday, March 09, 2010 | Sheet 5 of 45   |        |


# AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

# AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01k +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

|  |  |  |
|--|--|--|
|  | 1  | 0  |
| CFG4 (Display Port Presence)           | Disabled; No Physical Display Port attached to Embedded Display Port | Enabled; An external Display port device is connected to the Embedded Display port |
| CFG0 (PCI-Epress Configuration Select) | Single PEG   | Bifurcation enabled  |
| CFG3 (PCI-Epress Static Lane Reversal) | Normal Operation   | Lane Numbers Reversed<br>15 -> 0, 14 -> 1  |



CFG[ 1:0 ] - PCI\_Epress Configuration Select  
 \* 11= 1 x 16 PEG  
 \* 10= 2 x 8 PEG


**Quanta Computer Inc.**  
**PROJECT : TE2**

Size Document Number **PROCESSOR 4/4 (GND)** Rev 2A



Date: Tuesday, March 09, 2010 Sheet 6 of 45

INVRMEN - Integrated SUS 1.1V VRM Enable  
High - Enable Internal VRs




### IBEX PEAK-M (HDA,JTAG,SATA)



### IBEX PEAK-M (LVDS,DDI)



| Port   | Strap         | How to enable Port?        | How to disable Port? |
|--------|---------------|----------------------------|----------------------|
| LVDS   | L_DDC_DATA    | PU to 3.3V with 2.2k+/- 5% | NC                   |
| Port B | SDVO_CTRLDATA | PU to 3.3V with 2.2k+/- 5% | NC                   |
| Port C | DDPC_CTRLDATA | PU to 3.3V with 2.2k+/- 5% | NC                   |
| Port D | DDPD_CTRLDATA | PU to 3.3V with 2.2k+/- 5% | NC                   |
| eDP    | CFG[4]        | PD to GND directly         | NC                   |





| PCH       | 2MB | 4MB | 8MB |
|-----------|-----|-----|-----|
| PM55      | ●   |     |     |
| HM55      |     | ●   |     |
| HM57/PM57 |     | ●   | ●   |
| QM57/QS57 |     |     | ●   |

**Quanta Computer Inc.**  
PROJECT : TE2


Date: Tuesday, March 09, 2010 Sheet 7 of 45

<http://laptop-motherboard-schematic.blogspot.com/>

# IBEX PEAK-M (GND)



# IBEX PEAK-M (PCI-E, SMBUS, CLK)



**Quanta Computer Inc.**  
**PROJECT : TE2**



Size Document Number **PCH 2/5 (PCI-E, SMBUS, CK)** Rev 2A

Date: Tuesday, March 09, 2010 Sheet 8 of 45




# IBEX PEAK-M (PCI,USB,NVRAM)


# IBEX PEAK-M (DMI,FDI,GPIO)




# IBEX PEAK-M (GPIO,VSS\_NCTF,RSVD)



# IBEX PEAK-M (GND)





## PCH Strap Pin Configuration Table







| Boot BIOS Strap |       |                    |
|-----------------|-------|--------------------|
| PCI_GNT0#       | GNT#1 | Boot BIOS Location |
| 0               | 0     | LPC                |
| 0               | 1     | Reserved (NAND)    |
| 1               | 0     | PCI                |
| 1               | 1     | SPI                |

## BOARD ID SETTING

| Board ID | ID1 | ID2 | ID3 | ID4 | ID5 | ID6 |
|----------|-----|-----|-----|-----|-----|-----|
| UMA SKU  | H   |     |     |     |     |     |
| VGA SKU  | L   |     |     |     |     |     |
| W/ MDC   |     | H   |     |     |     |     |
| W/O MDC  |     | L   |     |     |     |     |
| W/ HDMI  |     |     | H   |     |     |     |
| W/O HDMI |     |     | L   |     |     |     |
| W/O 3G   |     |     |     | H   |     |     |
| W/ 3G    |     |     |     | L   |     |     |
| 15"      |     |     |     |     | H   |     |
| 14"      |     |     |     |     | L   |     |
| W/O BT   |     |     |     |     |     | H   |
| W/ BT    |     |     |     |     |     | L   |









**Quanta Computer Inc.**  
**PROJECT : TE2**

|      |                    |     |
|------|--------------------|-----|
| Size | Document Number    | Rev |
|      | <b>DDR3 DIMM-0</b> | 2A  |

Date: Wednesday, March 10, 2010 Sheet 12 of 43




**Place these Caps near So-Dimm1.**




**Quanta Computer Inc.**  
**PROJECT : TE2**

Size: Document Number: **DDR3 DIMM-1** Rev: 2A  
 Date: Wednesday, March 10, 2010 Sheet: 13 of 43


U24A



PCI EXPRESS INTERFA



For M97 only Madison and Park the PWRGOOD ball is for test purposes and must be connected to ground



No stuff when Debug Mode

Madison/Park\_M2

For M97, Broadway, Madison and Park PCIE\_VDDC is 1.0V

**Quanta Computer Inc.**  
**PROJECT : TE2**






|       |                         |                |
|-------|-------------------------|----------------|
| Size  | Document Number         | Rev            |
|       | Madison/Park-HOST I/F   | 2A             |
| Date: | Tuesday, March 09, 2010 | Sheet 14 of 45 |

**GPU Power-on sequence**

- 1 => +VGPU\_CORE
- 2 => +VGPU\_IO
- 3 => +1V\_GPU
- 4 => +1.5V\_GPU
- 5 => +3V\_D
- 6 => +1.8V\_GPU
- 7 => +GPU\_PWROK

**JTAG SIGNAL STUFF OPTION FOR OPTION2**

| SIGNALS      | NORMAL MODE | JTAG MODE (DEBUG) |
|--------------|-------------|-------------------|
| TESTEN       | "1" (PU)    | "1" (PU)          |
| GPIO24_TRSTR | "0" (PD)    | "1" (PU)          |
| GPIO26_TCK   | CLK         | "1" (PU)          |
| GPIO27_TMS   | "1" (PU)    | "1" (PU)          |



1.8V GPIO

SCL must be tied high if not used

Place close to Chip

NC on Park

Place close to Chip

NC on Park

NC on Park

NC on Park

NC on Park

NC on Park

NC on Park

NC on Park

NC on Park

NC on Park


NC on Park

NC on Park


NC on Park

NC on Park

**HDMI DDC**



**LVDS**



**HDMI**



**CRT**



**NC on Park**

**NC on Park**

**QUANTA Computer Inc.**  
**PROJECT : TE2**  
**Madison/Park-HOST I/F**  
 Date: Wednesday, March 10, 2010 Sheet 15 of 45






# CHANNEL A: 512MB DDR3 (64M\*16\*4pcs)

- [16] VMA\_DQ[63..0] ◀ VMA\_DQ[63..0]
- [16] VMA\_DM[7..0] ◀ VMA\_DM[7..0]
- [16] VMA\_RDQS[7..0] ◀ VMA\_RDQS[7..0]
- [16] VMA\_WDQS[7..0] ◀ VMA\_WDQS[7..0]
- [16] VMA\_MA[13..0] ◀ VMA\_MA[13..0]


QSA[7..0]

QSA#[7..0]



TOP Left


BOT Left




BOT Right

TOP Right


## Group-A0 VREF




## Group-A1 VREF




## MEM\_A0 CLK




## Group-A0 decoupling CAP








## Group-A1 decoupling CAP




## MEM\_A1 CLK



# CHANNEL B: 512MB DDR3 (64M\*16\*4pcs)




VDD/VDDQ = 1.5V at 1333  
 VDD/VDDQ = 1.8V at 1600 and 1800




PowerPlex control signal for Madison and Park only  
 If not used, can be disconnected. (AL21 pin)  
 PX\_EN = LOW, turn on  
 PX\_EN = HIGH, turn off


Pin AL21 to Ground for Broadway




|  |                             |           |          |
|--|-----------------------------|-----------|----------|
| <b>Quanta Computer Inc.</b><br>PROJECT : TE2 |                             |           |          |
| Size   | Document Number             | Rev       |          |
|  | <b>Madison/Park PWR_GND</b> | <b>2A</b> |          |
| Date:  | Tuesday, March 09, 2010     | Sheet     | 19 of 45 |



DPF  
M92,M96-->NC  
Madison,Park-->1.8V and GND

|   |                 |                               |
|---|-----------------|-------------------------------|
|  <b>Quanta Computer Inc.</b><br><b>PROJECT : TE2</b> |                 |                               |
|   |                 |                               |
| Size  | Document Number | Date: Tuesday, March 09, 2010 |
| Sheet 20 of 45  |                 |                               |

**PIN STRAPS**




| Memory Aperture size |       |
|----------------------|-------|
| RAM_CFG[2:0]         | Size  |
| 000                  | 128MB |
| 001                  | 256MB |
| 010                  | 64MB  |
| 011                  | 32MB  |

| ROM Table |           |                   |
|-----------|-----------|-------------------|
| EXT_HSYNC | EXT_VSYNC | Discription       |
| 0         | 0         | No Audio          |
| 0         | 1         | Any one by detect |
| 1         | 0         | DP only           |
| 1         | 1         | Both DP & HDMI    |


| CONFIGURATION STRAPS  |                           |   |         |                 |
|---|---------------------------|---|---------|-----------------|
| ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET |                           |   |         |                 |
| STRAPS  | PIN                       | DESCRIPTION OF DEFAULT SETTINGS   | DEFAULT | REMARK          |
| TX_PWRS_ENB   | GPIO0                     | 0 = 50% TX OUTPUT SWING<br>1 = FULL TX OUTPUT SWING   | 0       |                 |
| TX_DEEMPH_EN  | GPIO1                     | PCIe TRANSMITTER DE-EMPHASIS ENABLED<br>0 = TX DE-EMPHASIS DISABLED<br>1 = TX DE-EMPHASIS ENABLED   | 0       |                 |
| BIOS_ROM_EN   | GPIO_22_ROMCSB            | ENABLE EXTERNAL BIOS ROM (only for GDDR5)<br>0 = DISABLE<br>1 = ENABLE  | 0       |                 |
| ROMIDCFG(2:0)   | GPIO[13:11]               | SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT<br>NUMONVX M2SP10A : 101   | 000     | See ROM table   |
| BIF_GEN2_EN_A   | GPIO2                     | 0 = PCIe DEVICE AS 2.5GT/S CAPABLE<br>1 = PCIe DEVICE AS 5GT/S CAPABLE  | 0       |                 |
| GPIO_8_ROMSD<br>H2SYNC<br>GPIO_21_BB_EN   | GPIO8<br>H2SYNC<br>GPIO21 | Reserved Only   | 0       |                 |
| AUD[1]<br>AUD[0]  | HSYNC<br>VSYNC            | AUD[1:0]<br>00: NO AUDIO FUNCTION.<br>01: AUDIO FOR DISPLAYPORT AND HDMI IF ADAPTER IS DETECTED.<br>10: AUDIO FOR DISPLAYPORT ONLY.<br>11: AUDIO FOR BOTH DISPLAYPORT AND HDMI. | 11      | See Audio table |
| GPIO_9_ROMSI  | GPIO9                     | 0 = VGA controller capacity enable  | 0       |                 |
| VIP_DEVICE_STRAP_ENA<br>VIP: Video Capture Port Interface   | V2SYNC                    | 0 = DRIVER would ignore the value sample on VHAD_0 during RESET.  | 0       |                 |

**DDR3 Memory TYPE**


| Vendor  | Vendor P/N      | STN B/S P/N          | Size  | RAM_STRAP3<br>DVPDATA_3 | RAM_STRAP2<br>DVPDATA_2 | RAM_STRAP1<br>DVPDATA_1 | RAM_STRAP0<br>DVPDATA_0 | RAM_STRAP4<br>15" | RAM_STRAP4<br>14" |
|---------|-----------------|----------------------|-------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------|-------------------|
| Hynix   | H5TQ1G63BFR-12C | AKD5LZGTW00 (64M*16) | 512MB | 0                       | 1                       | 0                       | 0                       | 0                 | 1                 |
|         |                 |                      | 1GB   | 0                       | 0                       | 0                       | 0                       | 0                 | 1                 |
| Samsung | K4W1G1646E-HC12 | AKD5LGGT502 (64M*16) | 512MB | 0                       | 1                       | 0                       | 1                       | 0                 | 1                 |
|         |                 |                      | 1GB   | 0                       | 0                       | 0                       | 1                       | 0                 | 1                 |



**EEPROM**




**Thermal Sensor**



| Vendor   | P/N         |
|----------|-------------|
| WINDBOND | AL83L771K01 |
| GMT      | AL000780000 |



**Power Up/Down Sequence**





**Quanta Computer Inc.**  
PROJECT : TE2








|       |                                  |                |
|-------|----------------------------------|----------------|
| Size  | Document Number                  | Rev            |
|       | <b>Memory strip/Thermal/HDCP</b> | 2A             |
| Date: | Tuesday, March 09, 2010          | Sheet 21 of 45 |

# HDMI Conn



## Close to HDMI CONN








**Quanta Computer Inc.**  
PROJECT : TE2

Doc: Document Number  
LCD/LED Panel/CCD  
Date: Tuesday, March 09, 2010 Sheet 23 of 45



**MINI Card Slot#1**  
**(WiFi) [WLN]**




Intel module use S5 power for +3.3V  
Other module keep +3V for +3.3V



**MINI Card Slot#2**  
**3G [M3G]**



**SIM CARD**




**Quanta Computer Inc.**  
**PROJECT : TE2**



|       |                                    |                |
|-------|------------------------------------|----------------|
| Size  | Document Number                    | Rev            |
|       | <b>MINI CARD(WLAN/3G/SIM Card)</b> | 2A             |
| Date: | Friday, March 19, 2010             | Sheet 24 of 45 |




SATA HDD Re-driver IC




ESATA CONN



USB MB SIDE





Close to CN25




# SATA ODD

[ODD]




# SATA HDD Re-driver IC




ESATA Re-driver Bypass


# SATA HDD

[HDD]




**Quanta Computer Inc.**  
 PROJECT : TE2  
 Document Number: HDD/ODD/MDC  
 Date: Tuesday, March 09, 2010  
 Sheet 26 of 45  
 Rev 2A


# Codec (CX20583) [ADO]



**Note:**  
In order for the audio codec to Wake on Jack, the CODEC<sub>ND</sub> VAUX pin (VAUX\_3.3, pin 4) must be powered by a rail that is not removed unless AC power is removed.


**For EMI**  
BIT\_CLK\_AUDIO\_R  
C563  
\*10P/50V\_4C

**Low Active**  
AMP\_MUTE#




# AUDIO JACK


## Earphone







## External MIC




## MDC



# Atheros Lan



GIGA:AR8151-AL1A-R  
= AL008151001  
10/100:AR8152-AL1A-R  
= AL008152004






|                     |   |  |
|---------------------|---|--|
| LED0 = LAN_ACTLED   | 1 | Over-clocking enable (default = 1)                                   |
|                     | 0 | Over-clocking disable  |
| LED1 = LAN_LINKLED# | 1 | SWR switch-mode regulator select<br>Giga LAN pull High (default = 1) |
|                     | 0 | LDO linear regulator select<br>10/100M LAN pull Low                  |
| CKREQ# or CKREQ_G#  | 1 | Normal function  |
|                     | 0 | ATE test mode  |

## PLACE NEAR LAN IC SIDE

## TRANSFORMER

## RJ45




D3A: change footprint for SMT open issue.



**Quanta Computer Inc.**  
PROJECT : TE2

Size: Document Number: Atheros Lan Rev: 2A  
Date: Wednesday, March 10, 2010 Sheet: 28 of 45

# 3 IN 1 CARD READER





| XTAL_CTR  | CLK source          |
|-----------|---------------------|
| Pull-high | 48MHz from CLK gen. |
| Floating  | 12MHz from Crystal  |

MODE\_SEL (Please refer to Realtek Application Notes for more detail description)

|          | R49   | C73 | Power mode             |
|----------|-------|-----|------------------------|
| RTS 5159 | 0-ohm | NC  | USB Auto De-link mode: |

# 3 IN 1 CARD READER




**Quanta Computer Inc.**

**PROJECT : TE2**

|                              |                         |                |
|------------------------------|-------------------------|----------------|
| Size                         | Document Number         | Rev            |
| <b>RTS5159 (Card Reader)</b> |                         | <b>2A</b>      |
| Date:                        | Tuesday, March 09, 2010 | Sheet 29 of 45 |

0.01A (20mils)




I/O Base Address


| BADDR1-0 | Index              | Data  |
|----------|--------------------|-------|
| 0 0      | XOR TREE TEST MODE |       |
| 0 1      | CORE DEFINED       |       |
| 1 0      | 2Eh                | 2Fh   |
| 1 1      | 164Eh              | 164Fh |



ID



SPI FLASH




| Intel | 512KB | W25X40BVSSIG |
|-------|-------|--------------|
| AMD   | 2MB   | W25Q16BVSSIG |

INTERNAL KEYBOARD STRIP SET




HWPG




SMBUS Table


| SMBUS | Devices                  | Address |
|-------|--------------------------|---------|
| 1     | Battery                  | 12H     |
| 2     | CPU Board Thermal Sensor | 98H     |
|       | EC EEPROM                | A0H     |
|       | VGA Board Thermal Sensor | 98H     |
| 3     |                          |         |




LED PU/PD




**INT Keyboard [KBC]**









**TP board [TPD]**



**Power board [PSW]**



**Bluetooth [BTM]**



**Quanta Computer Inc.**


**PROJECT : TE2**

Size Document Number  
 KB/TP&TP/PB/FL/LEB/MMB/B-CAS Rev 2A

Date: Wednesday, March 10, 2010 Sheet 31 of 45

# LED [LED]

## AC-IN



## BATTERY

D3A : LED luminance to light, 1K-ohm change 2.2K-ohm.




## RF LED




D3A : LED luminance to light, 560-ohm change 220-ohm.

## POWER

D3A : LED luminance to light, 1K-ohm change 2.2K-ohm.




## CARDREADER




## HDD/ODD

### ESD Protect


#### FOR POWER LED





#### FOR BATTERY LED




#### FOR HDD/W-LAN LED




#### FOR 3G/CARDREADER LED





**Quanta Computer Inc.**  
**PROJECT : TE2**  
 Size: Document Number: LED/HOLE Rev: 2A  
 Date: Tuesday, March 09, 2010 Sheet: 32 of 45





|                                 |                |                           |        |
|---------------------------------|----------------|---------------------------|--------|
|                                 |                | <b>PROJECT : TE2</b>      |        |
|                                 |                | <b>Charger (ISL88731)</b> | Rev 1A |
| Date: Wednesday, March 10, 2010 | Sheet 33 of 43 |                           |        |




f : 400k Hz  
 ESR : 17mΩ  
 Total capacitor : 370 uF  
 (Peak 10.2 ,AVG 8.135A)  
 OCP:11A

OCP:11.12~11.9525A  
 AO4710 Rdson=14.2mOhm.max.  
 $\Delta I = [(Vin - Vout) * Vout] / Vin * L * f$   
 $I_{ocp} = OCP - (\Delta I / 2)$   
 $V_{th} * 10 = R(I_{lim}) * 5uA$   
 So, R(Ilim) use 2870 ==>  
 Vin=19V OCP=11.9525A ,  
 Vin=9V OCP=11.12A

f : 500k Hz  
 ESR : 17mΩ  
 Total capacitor : 342uF  
 (Peak 9A, AVG 7.623A)  
 OCP:11.055~11.345A


F=500K  
 $R_{lim} = I_{lim} * L * R_{dson} * 10 / 5uA$

OCP:11.055~11.345A  
 AO4710 Rdson=14.2mOhm.max.  
 $\Delta I = [(Vin - Vout) * Vout] / Vin * L * f$   
 $I_{ocp} = OCP - (\Delta I / 2)$   
 $V_{th} * 10 = R(I_{lim}) * 5uA$   
 So, R(Ilim) use 287K ==>  
 Vin=19V OCP=11.345A ,  
 Vin=9V OCP=11.055A



**Quanta Computer Inc.**  
 PROJECT : TE2

|       |                           |                |
|-------|---------------------------|----------------|
| Size  | Document Number           | Rev            |
|       | System 3V/5V(RT8210B)     | 1A             |
| Date: | Wednesday, March 10, 2010 | Sheet 34 of 43 |






**OCP 15A**  
 (Peak 18.704A, AVG 13.103A)  
 Total capacitor : 1380 uF  
 ESR : 2.25mΩ  
 f : 400k Hz

$$V_{out} = (PR169/PR168) \times 0.75 + 0.75$$

OCP: Min. 15A


FDM50310  $R_{dson}=5.15m\Omega$  max  
 $I_{ocp}=(V_{trip}/R_{dson})+I_L=((R_{trip}\cdot I_{trip})/R_{dson})+(\Delta I)$   
 $\Delta I=\{[1/(2\cdot L\cdot f)]\cdot [V_{out}\cdot (V_{in}-V_{out})/V_{in}]\}$

So, R(Ilim) use 7.15K ==>  
 Vin=19V OCP=15.9A ,  
 Vin=9V OCP=15.8A



**Quanta Computer Inc.**  
**PROJECT : TE2**

|       |                           |                |
|-------|---------------------------|----------------|
| Size  | Document Number           | Rev            |
|       | DDR 1.5V(TPS51116)        | 1A             |
| Date: | Wednesday, March 10, 2010 | Sheet 35 of 43 |



Total capacitor : 1007 uF  
 ESR : 17mΩ  
 F: 270k Hz  
 (Peak 21.68, AVG 17.073A)

**OCP 23A**

$$V_{OUT} = (1 + R1/R2) * 0.75$$

$$T_{ON} = 3.85p * R_{TON} * V_{out} / (V_{in} - 0.5)$$

$$Frequency = V_{out} / (V_{in} * T_{ON})$$

$$T_{ON} = 3.85p * 1M * 1 / (V_{in} - 0.5)$$

$$Frequency = 1 / (0.0036767) = 272K$$

OCP: 23.18~23.27A

FDMS0310 Rdson=5.15mOhm max

$$I_{ocp} = (V_{trip}/R_{dson}) + I_L = ((R_{trip} * I_{trip}) / R_{dson}) + (I_L)$$


$$\Delta I = \{ [1 / (2 * L * f)] * [V_{out} * (V_{in} - V_{out}) / V_{in}] \}$$


$$R_{dson} * OCP = R_{Ilim} * 20uA$$

So, R(Ilim) use 2.7K ==>

Vin=19V OCP=23.18A ,

Vin=9V OCP=23.27A


|  |                |                 |
|--|----------------|-----------------|
|  <b>Quanta Computer Inc.</b><br>PROJECT : TE2 |                | Size            |
|  |                | Document Number |
| +VTT (UP6111A)   |                | Rev 1A          |
| Date: Wednesday, March 10, 2010  | Sheet 36 of 43 |                 |




OCF Fellow IC spec~3.7A

$$V_{OUT} = (1 + R1/R2) * 0.8$$

FOR UMA 0.194A  
For VGA 1.345A

|  |                           |       |                        |     |
|--|---------------------------|-------|------------------------|-----|
|  <b>Quanta Computer Inc.</b><br>PROJECT : TE2 |                           | Size  | Document Number        | Rev |
|  |                           |       | <b>+1.8V (RT8015A)</b> | 1A  |
| Date:  | Wednesday, March 10, 2010 | Sheet | 37 of 43               | 1   |



OCP 58.5-60A  
Total capacitor : 1450uF  
ESR: 2.25mΩ  
f: 400k Hz  
(Peak 58A,AVG 48A)

Load Line=1.9mV/A  
1.1m/2\*0.763=419.65u  
419.65u/1.24k=338p  
338p\*2\*2.8k=1.895m  
40u/2\*1.24k=24.8m , 24.8m/0.768=32.29m  
32.29m/(1.1m/2)=58.7



Close to Phase 1 Inductor


|            |        |    |      |
|------------|--------|----|------|
| [5] H_VID0 | H_VID0 | 31 | VID0 |
| [5] H_VID1 | H_VID1 | 32 | VID1 |
| [5] H_VID2 | H_VID2 | 33 | VID2 |
| [5] H_VID3 | H_VID3 | 34 | VID3 |
| [5] H_VID4 | H_VID4 | 35 | VID4 |
| [5] H_VID5 | H_VID5 | 36 | VID5 |
| [5] H_VID6 | H_VID6 | 37 | VID6 |

Panasonic  
ERT-J1VR103J

**Quanta Computer Inc.**  
PROJECT : TE2

|       |                         |                |
|-------|-------------------------|----------------|
| Size  | Document Number         | Rev            |
|       | CPU Core ( ISL62882)    | 1A             |
| Date: | Tuesday, March 09, 2010 | Sheet 38 of 43 |



|   |                 |                                   |          |
|---|-----------------|-----------------------------------|----------|
|  <b>Quanta Computer Inc.</b><br><b>PROJECT : TE2</b> |                 |                                   | Rev      |
|   |                 |                                   | 1A       |
| Size  | Document Number | Date: Thursday, February 25, 2010 |          |
| Discharge   |                 | Sheet                             | 39 of 43 |

OCP=29.789-30.133A

(Peak 28A, AVG 23.1A)

Total capacitor : 1400 uF  
ESR : 2.25mΩ  
F : 297k Hz


OCP=29.789-30.133A

$T_{on} = C_{ton} * (R_{con} + 6.5k) * (V_{fb} / V_{out})$ , F=297kHz  
 $R_{dson} = 4.3 / 4.3 = 2.15m\Omega$   
Ripple current =  $((V_{in} - V_o) / E * L) * (V_o / V_{in})$   
(OCP-Ripple/2) = 25.57  
(OCP-Ripple/2) \*  $R_{ds} = V_{ref} * ((R2 / (R1 + R2)) / 20)$

R2=75KΩ, R1=63.4KΩ

So,  $V_{in} = 19V \implies$   
OCP=30.133A;  
 $V_{in} = 9V \implies$   
OCP=29.789A

AVG. 1.791A  
PEAK. 2.544A



| GFX_CORE_CNTRL0 | GFX_CORE_CNTRL1 | Madison/Park | M92   | M96   |
|-----------------|-----------------|--------------|-------|-------|
| LOW             | LOW             | 0.9V         | 0.9V  | 0.95V |
| HIGH            | LOW             | 0.95V        | 0.95V | 0.95V |
| LOW             | HIGH            | 1.12V        | 1.1V  | 1.0V  |
| HIGH            | HIGH            | N/A          | 1.2V  | 1.1V  |

|    | Madison/Park           | M92               | M96               |
|----|------------------------|-------------------|-------------------|
| R1 | PR49 39.2K CS33922FB15 | 39.2K CS33922FB15 | 39.2K CS33922FB15 |
| R2 | PR55 60.4K CS36042FB10 | 60.4K CS36042FB10 | 49.9K CS34992FB10 |
| R3 | PR31 309K CS43092FB16  | 270K CS42702FB10  | 249K CS42492FB18  |
| R4 | PR37 88.7K CS38872FB18 | 93.1K CS39312FB15 | 140K CS41402FB14  |

PC18\_VDDC  
M92, M96 --> 1.1V  
Madison, Park --> 1.0V


|      | Madison, Park           | M92, M96                |
|------|-------------------------|-------------------------|
| PR91 | 25.5K/F_4 (CS32552FB11) | 39.2K/F_4 (CS33922FB15) |
| PR89 | 100K/F_4 (CS41002FB28)  | 100K/F_4 (CS41002FB28)  |

**Quanta Computer Inc.**  
PROJECT : TE2

|       |                           |                |
|-------|---------------------------|----------------|
| Size  | Document Number           | Rev            |
|       | +VGPU_CORE(MAX8792)       | 1A             |
| Date: | Wednesday, March 10, 2010 | Sheet 40 of 43 |



Power Tree Table







Power Distribution List

| Power | Distribution |
|-------|--------------|
|       |              |
|       |              |
|       |              |
|       |              |
|       |              |
|       |              |
|       |              |
|       |              |
|       |              |
|       |              |


## Table of Contents

| PAGE  | DESCRIPTION                   | BOI-FUNCTIONS |
|-------|-------------------------------|---------------|
| 1     | Schematic Block Diagram       |               |
| 2     | Front Page                    |               |
| 3     | Clock Generator               | CLK           |
| 4-7   | Processor                     | CPU           |
| 8-14  | PCH                           | CLG           |
| 9     | RTC                           | RTC           |
| 15-16 | DDRIII SO-DIMM                | DDR           |
| 17    | VGA Connector                 | VGA           |
| 18    | LCD Panel                     | LDS           |
|       | CRT & CRT BUS SWITCH          | CRT           |
|       | CCD                           | CCD           |
|       | HALL SENSOR&BACK LIGHT SWITCH | HSR           |
| 19    | Display Port                  | DPP           |
| 20    | HDMI comm part                | HDM           |
|       | HDMI for GM                   | HMG           |
| 21    | SATA ODD                      | ODD           |
|       | Main SATA HDD & 2nd SATA HDD  | HDD           |
|       | G-Sensor                      | H3D           |
| 22    | 5 IN 1 Card reader            | MMC           |
|       | IEEE1394                      | FIW           |
| 23    | MINI Card (Wi-Fi & WIMAX)     | WLN           |
|       | MINI Card 2nd                 | MNC           |
|       | MINI Card 3rd                 | MNC           |
|       | TMA Connector                 | TMA           |
| 24    | INT KeyBoard & K/B LED Power  | KBC           |
|       | LED Board                     | LED           |
|       | TP&FP board                   | TPD,FPD       |
|       | Bluetooth Connector           | BTM           |
|       | Felica Connector              | FEC           |
|       | MMB Connector                 | MMB           |
|       | Power SW                      | PSW           |
|       | B-CAS Connector               | BCS           |
| 25    | New Card (Express Card)       | EXC           |
|       | E-SATA comb USB               | ESA           |
|       | USB Connector                 | USB           |
|       | Audio & USB Board             | USB,ADO       |
|       | Light Sensor                  | LSN           |
|       | Satellite LED                 | LED           |
|       | RF LED / WIMAX LED / Kill SW  | KSW           |
| 26    | EC WP8763LDG/WPC8769L(O)      | KBC           |
|       | CIR                           | CIR           |
| 27    | Codec (CX20583)               | ADO           |
| 28    | FM Tunner                     | FMM           |
|       | Modem Connector               | MDM           |
|       | HOLE                          |               |
| 29    | Atheros LAN                   | LAN           |
| 30    | NVRAM Connecytor              | NVR           |
| 31    | Charger (ISL6251A)            | PWM           |
| 32    | System 5V/3V (ISL6237)        | PWM           |
| 33    | CPU CORE (ISL62882)           | PWM           |

| POWER PLANE | VOLTAGE      | CONTROL SIGNAL      | Power States<br>ACTIVE IN |
|-------------|--------------|---------------------|---------------------------|
| VIN         | 10V~+19V     |                     | S0~S5                     |
| +VCCRTC     | +3.0V~+3.3V  |                     | S0~S5                     |
| +3V         | +3.3V        | MAIN_ON             | S0                        |
| +3V_S5      | +3.3V        | S5_ON               | S0~S5                     |
| +3V_HDP     | +3.3V        | MAIN_ON             | S0                        |
| +3VPCU      | +3.3V        | AC/DC Insert enable | S0                        |
| +5V         | +5V          | MAIN_ON             | S0                        |
| +5V_S5      | +5V          | S5_ON               | S0~S5                     |
| +5VPCU      | +5V          | AC/DC Insert enable | S0~S5                     |
| +5V_TMA     | +5V          | MAIN_ON             | S0                        |
| WIMAX_P     | +3.3V        | WMAX_P for EC       |                           |
| +1.8V       | +1.8V        | MAIN_ON             | S0                        |
| +1.5V       | +1.5V        | MAIN_ON             | S0                        |
| +1.5V_S5    | +1.5V        | S5_ON               | S0~S5                     |
| +1.5V_SUS   | +1.5V        | SUSON               | S0~S3                     |
| +VCC_CORE   |              | VRON                | S0                        |
| +VTT        | +1.05V~+1.1V | MAIN_ON             | S0                        |
| +1.05V      | +1.05V       | MAIN_ON             | S0                        |
| +VAXG       |              | GFXVR_EN            | S0                        |


| GND PLANE  | PAGE |
|--|------|
|  GND_SIGNAL  | 32   |
|  CARD_GND   | 21   |
|  AGND_DC/DC | 31   |
|  GND        | ALL  |

| PAGE | DESCRIPTION              | BOI-FUNCTIONS |
|------|--------------------------|---------------|
| 34   | VAXG (ISL62881)          | PWM           |
| 35   | +VTT (UP6111A)           | PWM           |
| 36   | +1.05V (UP6111AQDD)      | PWM           |
| 37   | DDR 1.5V (TPS51116)      | PWM           |
| 38   | Discharge (1.5V_S5/1.8V) | PWM           |
| 39   | Power Tree Table         |               |
| 40   | PCH Power Plane          |               |
| 41   | Power Management         |               |
| 42   | Change List              |               |

|   |                             |       |                                     |     |    |
|---|-----------------------------|-------|-------------------------------------|-----|----|
|  <b>Quanta Computer Inc.</b><br><b>PROJECT : TE2</b> |                             | Size  | Document Number                     | Rev |    |
|   |                             |       | <b>POWER STAGE AND BOI-FUNCTION</b> | 2A  |    |
| Date:   | Thursday, February 25, 2010 | Sheet | 42                                  | of  | 43 |

| Model   | REV | CHANGE LIST   | MODEL |      |    |
|---------|-----|---|-------|------|----|
|         |     |   | PAGE  | FROM | To |
| TE2D MB | B2A | PAGE (16) : Add BT_EN# for combo RF control for BT  | 1     | 1A   |    |
|         |     | PAGE (27) : Change DDR S3_1.5V ON circuit.  | 2     | 1A   |    |
|         | C3A | PAGE (07) : Add ESATA re-driver IC  | 3     | 1A   |    |
|         |     |   | 4     | 1A   |    |
|         |     |   | 5     | 1A   |    |
|         |     |   | 6     | 1A   |    |
|         |     |   | 7     | 1A   |    |
|         |     |   | 8     | 1A   |    |
|         | D3A | PAGE(32) : LED luminance to light,R436 · R427 1K-ohm change 2.2K-ohm.<br>PAGE(32) : LED luminance too low,R428 560-ohm change 220-ohm.<br>PAGE(27) : Add R230,R231,R286,R287 0.1-ohm to avoid speaker burn.<br>PAGE(16):Add Q62 to avoid leakage current. | 9     | 1A   |    |
|         |     |   | 10    | 1A   |    |
|         |     |   | 11    | 1A   |    |
|         |     |   | 12    | 1A   |    |
|         |     |   | 13    | 1A   |    |
|         |     |   | 14    | 1A   |    |
|         |     |   | 15    | 1A   |    |
|         |     |   | 16    | 1A   |    |
|         |     |   | 17    | 1A   |    |
|         |     |   | 18    | 1A   |    |
|         |     |   | 19    | 1A   |    |
|         |     |   | 20    | 1A   |    |
|         |     |   | 21    | 1A   |    |
|         |     |   | 22    | 1A   |    |
|         |     |   | 23    | 1A   |    |
|         |     |   | 24    | 1A   |    |
|         |     |   | 25    | 1A   |    |
|         |     |   | 26    | 1A   |    |
|         |     |   | 27    | 1A   |    |
|         |     |   | 28    | 1A   |    |
|         |     |   | 29    | 1A   |    |
|         |     |   | 30    | 1A   |    |

|             |                 |     |              |         |           |            |
|-------------|-----------------|-----|--------------|---------|-----------|------------|
| DOC NO. 204 | PROJECT MODEL : | TE2 | APPROVED BY: | Mosy Li | DATE:     | 2009/10/27 |
|             | PART NUMBER:    |     | DRAWING BY:  | Mosy Li | REVISION: | 1A         |



**Quanta Computer Inc.**  
PROJECT : TE2

Change list

Size Document Number Rev  
Date: Friday, March 19, 2010 Sheet 31 of 33